-
Workshop Attended (9)

 [1] Attended workshop programme on ROBOTICS-ROBO TOUCH , ABLab Solutions
       organized by Karunya University on 4th & 5th March 2011.
 
 [2] National level workshop and hands-on-training on DIGITAL IC DESIGN USING
       CADENCE EDA , Vel Tech Multi Tech Engineering College on  o4, April 2014.

 [3] Workshop on ADVANCED NANO-SCALE DEVICE DESIGN USING TCAD,
       VIT Chennai on 9th May 2014.
 
 [4] Presented Seminar topic entitled “Fixed Width Parallel Multiplier-Accumulator
       based on Higher Radix Algorithm” in the Faculty Research Day held on 17th Aril, 2015
       at Sri Venkateswara College of Engineering.
 
 [5] Participated in the one day workshop on “Academic Writing in Refereed Journals and
       Emerging Trends in Research in English Literature & English Language Teaching”
       organized by the Division of social sciences and Languages, VIT Chennai on 10th
       March, 2016.

 [6] Attended one day workshop on “Audio and Image Processing Using MATLAB” held at Sri
      Venkateswara College of Engineering on 25th April 2016.
 
 [7] Presented Seminar topic entitled “Fixed Width Parallel Multiplier-Accumulator based on
     Higher Radix Algorithm” in the Faculty Research Day held on 28th Aril, 2016 at Sri
     Venkateswara College of Engineering.

 [8] Participated “Two days’ workshop on Analog custom IC design using Cadence EDA” held
       on 19th & 20th August, 2016 in Sri Venkateswara College of Engineering, Sriperumbudur.

 [9] Attended  National level Faculty Workshop on “Real time signal & image processing using
      Xilinx VIVADO system generator and simulation of Physical layer in communication”
     organized by St. Joseph’s Institute of Technology on 23rd  24th September, 2016.

Comments

Post a Comment

Popular posts from this blog

-
Image
I obtained B.Tech (ECE) from the department of Electronics and Communication, Karunya University and got M.E degree (VLSI Design) from Vel Tech Multi Tech Engineering College, Anna University. Now I am pursuing a PhD (ICE) at Anna University. As a VLSI engineer, it is a challenge to do the computation even faster and even more economical. It’s inspired me to do some research, in the field of DSP applications like MAC (multiplier-accumulator), filtering, and convolution. And other interesting fields are Nanoscale device modelling and simulation such as FinFET, CNFET, and TFET technology and also, optimize the VLSI circuits. Moreover, I have a special interest in Number Theory system, particularly the Residue Number system and Logarithmic Number system for the Floating-point arithmetic computation.  I have participated in some of the International conferences and published some papers in the refereed and SCI-indexed journals. I am a recognized peer-reviewer of the SAGE...
Read more

FIR Filter Design Using Floating point Column Bypassing Technique

-
ABSTRACT:   This paper presents the design of floating-point fixed-width multiplier using column bypassing technique for signal processing applications. The designed fixed-width multiplier provides less power consumption due to the reduction of switching activity in the operands of the partial products. This is the key element of the Multiply-accumulate (MAC) unit for enhancing its performance. The proposed MAC can be implemented in an FIR filter for DSP applications. To improve the accuracy of the FIR filter, various rounding methods have been used to solve the truncation error in the product. The power consumption is 10% lesser than conventional fixed-width multiplier and the accuracy also have been improved. The output response of the proposed filter will be simulated in the virtual software and hardware environment with the MATLAB software. Index Terms: Column bypassing technique, error reduction algorithms, FIR filter, Fixed-width multiplier, nearest rounding, wrap overf...
Read more